Regarding article: Mastering Clock Domain Crossing in FPGA Projects: Practical Techniques for Reliable Digital Designs